


M Jos The second of th 4/8


> J. J. W. Market W weether therein the the thought so in the superior



CPU 245 226 RAM DMAC 241 RXI / DREQ1 243 246 228 247 MPU 242 SCU 248 RXD ~ 249 λΣ, CONNECTOR

ACCIONED WITH CONTRACTOR

1



Area ... The first of the said of the

FIG. 7A

MESSAGE TRANSMISSION **PROCESSING**

S701 🔍

GENERATE PACKET-DATA STRING IN RAM FROM MESSAGE-DATA STRING

S702 🥿

SET IN CHANNEL-0 REGISTER OF DMAC

TRANSFER ADDRESS: **BUFFER ADDRESS**

TRANSFER LENGTH: 18 BYTES

S703 👡

INSTRUCT SCC TO START **TRANSFER**

S704 🔍

EXECUTE DATA TRANSMISSION BY SCC AND DMAC

S705 🖳

GENERATE INTERRUPT IN CPU FROM DMAC

S706 🥿

EXECUTE POST-PROCESSING BY CPU

> **END OF TRANSMISSION** PROCESSING FOR ONE **MESSAGE**

MESSAGE TRANSMISSION

PROCESSING

F I G.

SET IN CHANNEL-0 REGISTER OF DMAC

TRANSFER ADDRESS: **BUFFER ADDRESS**

TRANSFER LENGTH: 18 BYTES

S711 √

S710 👡

EXECUTE 8-BYTE DATA RECEPTION BY SCC AND DMAC

S712 🔍

GENERATE INTERRUPT IN CPU FROM DMAC

S713 🔍

EXECUTE POST-PROCESSING BY CPU

S714

FINAL PACKET?

YES ADVANCE POINTER

OF RECEIVE BUFFER

S716

WALLAND THE STREET OF THE STREET


3 × 2 4

S715 \

REPRODUCE MESSAGE FROM DATA OF RECEIVE BUFFER

> **END OF TRANSMISSION** PROCESSING FOR ONE **MESSAGE**

FIG. 8



. .